Note The ”Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaran- teed The device should not be operated at. µA. VCC = MAX, VIN = V. IIH. Input HIGH Current. mA. VCC = MAX, VIN = V. IIL. Input LOW Current. – mA. VCC = MAX, VIN = V. IOS. 74LS04 IC has six NOT gates which perform Inverting function, hence the name HEX INVERTING GATES.
|Published (Last):||6 April 2005|
|PDF File Size:||16.11 Mb|
|ePub File Size:||5.37 Mb|
|Price:||Free* [*Free Regsitration Required]|
Confirm that you have. Here are few cases where 74LS04 is used.
PDF 74LS04 Datasheet ( Hoja de datos )
Hitachi Semiconductor America Inc. Under such case the output 1Y here will also be LOW, since output is nothing but voltage across transistor.
The LED is connected to know the output status. Current through base of transistor will be zero. Under OFF sate the total supply voltage appears across the transistor. When you want TTL outputs.
Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. TL — Vatasheet Reference Voltage. Design your application so that the product 74ls044 used within the ranges guaranteed by Hitachi particularly.
These NOT gates perform Inverting function. The gates in this chip provide TTL logic outputs which are a must in some applications. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Tun-Hwa North Road, Taipei Confirm that you have received the latest product standards or specifications before final design, purchase or use.
Output 1Y is connected to LED through a resistor. We can use one or all six of these gates depending on requirement. Now let us take a single gate of the six and connect it as shown in circuit diagram. Input here is 1A which is connected to button. Even within the guaranteed ranges, consider normally foreseeable. The series are digital logic integrated circuits. We have six of these gates in 74LS04 chip. Copyright ‘ Hitachi, Ltd.
Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail- safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
Hitachi makes every attempt to ensure that its products are of high quality and reliability. No one is permitted to reproduce or duplicate, in any form, the whole 74s04 part of this document without. Under ON sate the total supply voltage appears across the resistor and voltage across transistor will be zero.
When button is pressed: Hitachi bears no responsibility for failure or damage when used. In the circuit, When button is not pressed: The description for each pin is given below.
If we draw truth table based on datashete cases, we will have. Under such case the output 1Y here will be HIGH, since output is nothing but voltage across transistor. Products and product specifications may be subject to change without notice. Submitted by admin on 4 April The chip has six datasheet which do NOT operation. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
74LS04 Datasheet(PDF) – Fairchild Semiconductor
As shown in diagram, we have a transistor forming a NOT gate. This product is not designed to be radiation resistant. Because base current is present the transistor will turn ON. Choose the appropriate package depending on requirement.
For further information write to: Hitachi Asia Hong Kong Ltd. Because base current is zero the transistor will be in OFF state. Hex Inverters with Open Collector Outputs. Inverter Gates in this chip provide output which is negated logic input. The chip is basically used where a logic inverter is needed.
Voltage appears at base of transistor and current flows through it. Tokyo 03 Fax: The internal connection of gates can be given as below.